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ABSTRACT 
An on chip substrate-bias generator to provide sub- 
strate reverse bias in MOSFET's has been designed and 
developed.  The design utilizes four threshold voltages 
(high enhancement, low enhancement, depletion, zero).  If 
only three thresholds are desirable, a slight modification 
is necessary. 
An analysis of the circuit is presented, as well as 
circuit simulations and experimental results.  The results 
of this investigation demonstrate that the desired sub- 
strate-bias of -V   + V  and oscillation frequency of 5MHz 
CC      JL 
at 25°C is achieved.  This generator is being used on a 
2K x 8 static RAM. 
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I.  INTRODUCTION 
The desire to require only a single 5 volts power ; 
supply on static RAMs engendered the decision to provide 
substrate-bias on chip.  Reverse biasing the substrate 
modulates the channel conductance of a MOSFET. This effect 
is known as the back-gate effect or substrate effect, and 
plays an important role in the operation of MOS/LSI cir- 
cuitry.  The parasitic capacitance of pn junctions (source 
to substrate and drain to substrate) is reduced, the change 
in threshold voltage due to source follower action is 
minimized and the effects of carrier injection into the 
2 
substrate are suppressed. 
Figure 1 is a block diagram of a substrate-bias gen- 
erator used on both 4K x 1 and IK x 4 static RAMs.  Three 
inverters and two RC networks are connected to form a ring 
oscillator which drives a simple depletion-load inverter 
push-pull.  The capacitor is alternatively charged to near 
V   Wrr  = 5 + 0.5 volts) and then discharged into the 
/ 
substrate causing it to be driven negative.  The minimum 
substrate-bias that can be achieved is -V  + 2Vm.  The cc    T 
capacitance diode network operates as follows.  Capacitor 
Cl is charged up to V      when the input signal at node 1 is 
high through diode Dl.  This puts node 4 at one threshold 
voltage above ground.  As soon as the signal at node__l_______ 
swings down (putting node 1 at ground level), _VCC + VT 
is seen at node 4 and node 3 is thus at -V_,c + 2 V"T below 
.    - 2 - 
ground.  Figure 2 shows the I-V characteristics. 
A survey of potential systems customers showed that 
a 2K x 8 organization was needed. A substrate-bias gen- 
erator with a more negative swing than the one used on 
the 4K parts was desirable because the change in thresh- 
old voltage is minimized. Substituting a driven device, 
for MOS diode Dl would discard one of the two thresholds 
giving -Vcc + VT- 
A circuit that provides these performance advan- 
tages is presented.  A discussion of the various 
parameters affecting the MOS device and how their effect 
is reduced by the circuit design is presented.  Charac- 
terization of the circuit is also accomplished. 
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II.  CIRCUIT DESCRIPTION 
Figure 3 is the ring oscillator section of the sub- 
strate bias generator which is used for timing purposes. 
Figure 4 is the driver/pump section.  The oscillator 
and driver are merged into Figure 5.  The oscillator 
consists of 11 stages when.nodes 1214 and 1228 are high 
and 7 stages when node 12 06 goes high.  To slow the 
oscillation to a nominal 5MHz for pumping efficiency, 
inverters 1201, 1203 and 1212 need low gain high capaci- 
tance transistors.  The next inverter 1213 has high 
gain transistors and is used to amplify signal 1212. 
The required timing signals 1205 through 1228 are able 
to achieve full MOS levels. 
The substrate is connected to the terminal labeled 
V__.  The requirement is to charge the gate of capacitor 
M1229 to V  with the aid of transistors M1217 and M1232 
cc 
and to be able to discharge it into the substrate through 
MOS diode M1230.  We therefore have to insure that node 
1210 gets up to V  and node 1211 is held at ground and 
the discharge is only into the substrate. 
The operation of the driver/pump can be described 
by starting with node 12 06 going high. This puts node 
1228 at ground and transistor M1247 (Enhancement type) 
is turned on. There is essentially zero charge on capa- 
citor M1248. As soon as node 12 05 goes up the gate of 
transistor M1214 self-bootstraps which allows capacitor 
''-..- 4 - 
M1227 to charge up to V  .  The pull down of node 1219 
is delayed by the aid of transistors M1245, M1234 and 
M1244.  Node 1210 goes up to one threshold below V 
As this occurs node 1226 (driven push-pull) rises causing 
node 1215 to rise while capacitor M1228 is charging 
: through M1233.  Node 1215 gets high enough to turn on 
M1232 (this is the driven device that replaced MOS diode 
Dl of Figure 1) so that node 1211 is held near ground. 
After three inverter delays (1207, 1208 & 1214) node 1214 
rises causing node 1209 to rise above V  and node 1210 
to V  .  After a further two inverter delays (1204, 1228) 
node 1228 rises causing node 1226 to rise further and 
raising node 1215 further up so that M1232 can be turned 
on long enough allowing capacitor M1229 to charge to V 
Devices M1255 and M1254 which make up an inverter are 
necessary to avoid slowing down signal 1207 due to loading 
from M1246. 
Discharge of capacitor M122 9 into the substrate begins 
when node 1206 goes high which causes node 1226 to return 
to ground and node 1215 to go negative until M1228 dis- 
charges into the substrate through diode M1235.  A neg- 
ative gate to source voltage is applied to M1232 assuring 
that it is turned off.  After two inverter delays (1207, 
1208) node 1208 goes high pulling node 1210 to ground. 
Capacitor M1229 discharges into the substrate through 
diode M1230. 
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A. Layout 
The circuit layout was done assuming a scan- 
ning projection printer operating in the near ultra- 
violet.  The layout rules, as characterized by an 
average half-pitch were 2.8 ym. 
B. Processing 
The fabrication process is a single level poly 
silicon (selectively doped)/multiple threshold NMOS- 
process. 
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III.  EFFECT UPON THRESHOLD ' 
When a bias voltage is applied between substrate and 
source there is a change in transistor characteristics. 
3 
This is referred to as body effect.   Due to the substrate 
being reverse biased with respect to the source the deple- 
tion region between the channel and substrate widens and 
contains more charge; consequently, the gate electric 
field necessary to form a channel is increased.  The 
apparent threshold voltage of the transistor is thus 
increased.  MOS transistors can be connected in series, 
to perform gating functions.  This results in an increase 
in source-to-substrate voltage as the' signal proceeds 
along the series chain.  It also results in an increase 
in effective threshold voltage of devices whose source 
potential is higher than the substrate potential. 
The total threshold voltage is the algebraic sum 
of the intrinsic threshold voltage (of which a deri- 
vation is shown in the Appendix) and that due to surface 
states. 
th   Ith   ss 
vth - -Ki >%+ v ss 
where K±  =  + (t^/e^) / 2qesN 
- 7 - 
(minus for N-channel) 
v -'= - Q  ^2* 
ss     ss e 
ox 
It is often convenient to express V , in terms of a. 
fixed value (V-,-, = 0) plus a variable term, AV.U which Bo tn 
is a function of VRR. 
Vth(VBB> " VSS "Kl ' "(2 *F + VBB> 
Vth(VBB> " VSS "Kl ^^  + Kl /ZT1h  -   Kl <  "<2 *F + VBB> 
Vth(VBB' " Vth + AVth 
AVth = "Kx t / - (2 *F + VBB) - /=2"^ ]  3.1 
where VR  is the substrate-bias voltage 
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IV.  EFFECT UPON CURRENT 
The magnitude of the substrate-bias and the substrate 
resistivity will affect the I-V curves of a MOSFET.' 
Applying a negative substrate-bias to an N-channel device 
decreases the drain-to-source conductance in the linear 
resistance and in the saturated-current region for all 
gate voltages.  This decrease in current is due to the 
drain-substrate and channel substrate diodes increasing 
in reverse voltage due to the substrate-bias.  The deple- 
tion region widens and spreads into the channel decreasing 
the drain-to-source conductance.  As a result pinch-off 
will occur at a lower drain voltage for a fixed gate-to- 
source voltage and the current- will saturate at a lower 
value. 
If the equation for pinch-off voltage is substituted 
into the expression for drain current at saturation, then 
an expression is developed which relates I  to the 
substrate-bias. 
JD  = I <VG " Vth»2"-- ......4.1 
Vth = "Kl V ±   <*s + VBB> + Vss 
_ e 
-
IDT-i-(-VG^-Kl-/-^(-V^VBEJ—^ 
K, is a negative for an n-channel device 
- 9 - 
.3 
JD 'I   ^1 ' ± <*s + VBB> + (VG " Vss)]  4'2 
This equation has the same form as eq. 4.1. 
The gain or transconductance due to the back gate 
5 is analogous to the front gate transconductance. 
The amount of variation in the drain-to-source 
I-V curves decreases as the resistivity of the substrate 
increases.  Therefore at very high resistivities, the 
variation is negligible because the depletion region 
will widen much more into the high resistivity substrate 
than into the channel. 
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V.  MEASUREMENTS 
Measurements were done on wafer BJ563F.  Figure 6 
shows the frequency as a function of temperature.  It 
verifies that the oscillator is oscillating at approx- 
imately 5 MHz.  The mobility of the free carriers in the 
conducting channel will vary as a function of temperature. 
Electron and hole mobilities in inversion layers have a 
-^ 7 T2 power dependence at higher temperatures.   As the 
temperature increases, the number of electron-lattice 
collisions per unit time will also increase resulting in 
a lowering,of the average drift velocity of the electrons. 
Hence a decrease in mobility.  The conductivity of the 
channel is decreased as is the drain current. 
Figure 7 shows a typical I-V characteristic of the 
substrate-bias generator measured at 25°C.  From this 
curve one can determine the open circuit voltage, the 
short circuit current and the output impedance of the 
generator.  An external connection between the substrate 
generator pad and the*substrate increases the short cir- 
cuit current by 35.7%.  This occurs because of the improved 
3 
minority carrier collection efficiency. .  Figure 8 shows 
how the I-V characteristics vary with temperature1.  The 
short circuit current decreases at a rate of 0.7 nA/°C 
(see f 1 gure~~9")~T 
A plot of the short circuit current is shown in 
Figures 9, 10 and 11.  Figure 10 indicates that the short- 
- 11 - 
circuit current is a linear function of the frequency. 
A plot of leakage current with temperature is shown in 
Figure 13. I /frequency has a small variation at low 
temperatures (Figure 11) . 
Figure 12 shows the open circuit voltage vs temper- 
ature.  The measurements indicate that the substrate-bias 
is -V  + V over a wide temperature range. 
Reverse biasing a diode gives rise to reverse 
currents which is due to electron-hole pairs being gen- 
7 
erated.   Figure 13 shows a plot of reverse current 
versus substrate-bias. , As the temperature is increased 
the diffusion current will dominate. 
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VI.  CONCLUSION 
A substrate-bias generator designed to be used in 
MOS integrated circuits has been developed.  It is cur- 
rently being used on a 2K x 8 static RAM. 
Measurements and circuit simulations indicate the 
substrate is pumped to -V +V over a wide temperature 
range. The oscillation frequency is approximatley 5MHz 
at room temperature. It was observed that the short 
circuit current decreased with decreasing frequency. 
It was also observed that at high temperatures leakage 
current was significant. 
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APPENDIX 
Threshold Voltage 
Threshold voltage can be written as 
QSS + QD 
Vth        C 
where Qgs = effective surface-state charge density 
per unit area 
QD = bulk charge per unit area associated with 
the channel depletion region 
C = capacitance of the gate to channel per 
unit area 
The physical interpretation of the above equation is 
that V., is the gate voltage required to neutralize, in 
effect, the immobile charge above and below the channel 
region.  Any additional gate voltage over and above |v.,| 
will produce a gate charge that must be neutralized by an 
equal amount of mobile channel charge.  The charge above 
the channel is Qgs/ while the charge below the channel 
consists of that within the depletion region located in the 
bulk (QD). 
- 28 - 
QD = depletion region/thickness (X ).  Substrate 
charge density (p). 
~ 
£S ^S   „  coulomb 
QD "  / —^—     *N      2 
cm 
E E. 
where  <j>g =  2   cf>F  and   <J>p = —- 
QD  =*/   2qesN     /   2   ^ 
where N - N  for an N-type substrate device 
N = N  for a P-type substrate device. 
The voltage on the gate necessary to support this 
charge is the intrinsic threshold voltage, 
■ h 
vith E cT ^  "Ki / 2 *F 
where K, = + (t  /e  ) / 2qec,N (+ for P channel, X OX  OX o 
- for N channel). 
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